SPECIAL ISSUE

## FPGA-based IP cores implementation for face recognition using dynamic partial reconfiguration

Afandi Ahmad · Abbes Amira · Paul Nicholl · Benjamin Krill

Received: 8 October 2010/Accepted: 22 August 2011/Published online: 14 September 2011 © Springer-Verlag 2011

**Abstract** This paper presents a combination of novel feature vectors construction approach for face recognition using discrete wavelet transform (DWT) and field programmable gate array (FPGA)-based intellectual property (IP) core implementation of transform block in face recognition systems. Initially, four experiments have been conducted including the DWT feature selection and filter choice, features optimisation by coefficient selections and feature threshold. To examine the most suitable method of feature extraction, different wavelet quadrant and scales have been evaluated, and it is followed with an evaluation of different wavelet filter choices and their impact on recognition accuracy. In this study, an approach for face recognition based on coefficient selection for DWT is presented, and the significant of DWT coefficient threshold selection is also analysed. For the hardware implementation, two architectures for twodimensional (2-D) Haar wavelet transform (HWT) IP core with transpose-based computation and dynamic partial

A. Ahmad

Department of Computer Engineering, Faculty of Electrical and Electronic Engineering, Universiti Tun Hussein Onn Malaysia (UTHM), Johor, Malaysia

A. Amira (⊠) · B. Krill
Nanotechnology and Integrated Bio-Engineering Centre (NIBEC), Faculty of Computing and Engineering, University of Ulster (Jordanstown Campus), Ulster, Northern Ireland
e-mail: a.amira@ulster.ac.uk; abbes.amira@qu.edu.qa

A. Amira

Department of Electrical Engineering, College of Engineering, Qatar University, Doha, Qatar

## P. Nicholl

School of Electronic, Electrical Engineering and Computer Science, The Queens University, Belfast, Northern Ireland reconfiguration (DPR) have been synthesised using VHDL and implemented on Xilinx Virtex-5 FPGAs. Experimental results and comparisons between different configurations using partial and non-partial reconfiguration processes and a detailed performance analysis of the area, power consumption and maximum frequency are also discussed in this paper.

**Keywords** Field programmable gate array (FPGA) · Face recognition · Discrete wavelet transform (DWT) · Dynamic partial reconfiguration (DPR)

## **1** Introduction

The use of biometric systems is growing rapidly. Face recognition technology has the potential to be a convenient, robust biometric, used for many applications [1]. Currently, recognition rates are adversely affected by variation in illumination, pose, gesture and other factors [2]. Much research is currently being undertaken in face recognition and has a large number of potential applications, such as port of entry logging, building access control, criminal identification and attendance logging [3]. On top of that, a number of commercial face recognition systems have been developed, including products from Cognitec [4], L-1 Identity Solutions [5], Geometrix [6], Technest [7] and Animetrics [8].

In this study, both software simulations and an implementation of intellectual property (IP) core for transform block in the face recognition systems are discussed. Initially, four experiments have been conducted including the discrete wavelet transform (DWT) feature selection and filter choice, features optimisation by coefficient selections and feature threshold. To examine the most suitable method of feature extraction, different wavelet quadrant and scales have been evaluated, and it is followed with an